Path: EDN Asia >> Product Centre >> IC/Board/Systems Design >> 20nm design tools cut iterations
IC/Board/Systems Design Share print

20nm design tools cut iterations

19 Aug 2014

Share this page with your friends

Altera Corporation unveiled what it claims as the most advanced 20nm FPGA and SoC design environment. The Quartus II software Arria 10 edition v14.0 software delivers the fastest compile times and enables the highest performance for 20nm FPGA and SoC designs in the industry.

Customers can further accelerate their Arria 10 FPGA and SoC design cycles by using the broad portfolio of 20nm-optimised IP cores included in this latest software release.

Altera's 20nm design tools feature the most advanced algorithms and deliver the highest quality of results in the industry. It provides on average 2X faster compile times compared to the nearest competitor's 20nm design software. This productivity advantage allows customers to shorten design iterations and rapidly close timing on their 20nm design. The software also enables the highest performance 20nm designs—providing customers more than a one-speed grade performance advantage over competitive FPGAs.

 Quartus II Software Arria 10 Edition v14.0

Included in the latest software release is a full complement of 20nm-optimised IP cores to enable faster design cycles. The IP portfolio includes standard protocol and memory interfaces, DSP, and SoC IP cores. Altera also optimised its popular best-in-class IP cores for Arria 10 FPGAs and SoCs, which include 100G Ethernet, 300G Interlaken, Interlaken Look-Aside, and PCI Express Gen3 IP. When implemented in Altera's Arria 10 FPGAs and SoCs, these best-in-class IP cores deliver the highest performance in the FPGA industry.

Arria 10 FPGAs and SoCs integrate several features that make them well suited to meet the requirements of high-end, high-performance systems. Arria 10 SoCs increase system integration by combining a 1.5GHz dual-core ARM Cortex-A9 MPCore hard processor system (HPS) and embedded peripherals with FPGA logic, DSP blocks, high-speed interfaces, and memory.

These devices deliver up to 1.5TFLOPs of DSP performance to address an expanding range of computationally intensive applications in high-performance computing (HPC), radar, scientific, and medical imaging. In addition, they offer 3.6Tbit/s of serial bandwidth with 96 transceiver lanes, the most transceiver lanes and bandwidth in its class.




Want to more of this to be delivered to you for FREE?

Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.

Got to make sure you're not a robot. Please enter the code displayed on the right.

Time to activate your subscription - it's easy!

We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.

We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.


Add New Comment
Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*Verify code:
Tech Impact

Regional Roundup
Control this smart glass with the blink of an eye
K-Glass 2 detects users' eye movements to point the cursor to recognise computer icons or objects in the Internet, and uses winks for commands. The researchers call this interface the "i-Mouse."

GlobalFoundries extends grants to Singapore students
ARM, Tencent Games team up to improve mobile gaming


News | Products | Design Features | Regional Roundup | Tech Impact