Path: EDN Asia >> Product Centre >> IC/Board/Systems Design >> Synopsys unveils built-in self-test sol'n for eFlash memory
IC/Board/Systems Design Share print

Synopsys unveils built-in self-test sol'n for eFlash memory

21 Oct 2014

Share this page with your friends

Synopsys Inc. rolled out the DesignWare STAR Memory System for Embedded Flash product, the industry's first integrated memory test and repair solution with test algorithms optimised for on-chip embedded flash memories.

The DesignWare STAR Memory System is an automated pre- and post-silicon memory test, diagnostic and repair solution that enables designers to improve test coverage, reduce design time, lower test costs and maximise manufacturing yield. The STAR Memory System for Embedded Flash is a built-in self-test (BIST) solution that tests for the failure mechanisms associated with embedded flash memories, reducing overall integration time and cutting associated test costs by 20 per cent compared to external solutions.

Embedded flash memories are increasingly used with microcontrollers in system-on-chips (SoCs) for Internet of Things (IoT) wearables, smart appliances and automotive safety systems, which have stringent cost and reliability requirements.

"This solution provides our mutual customers with integrated test and repair capabilities that reduce overall design effort and lower test costs," said Shih Chin Lin, senior director of IP development and design support division at UMC. "Designers who are taking advantage of our 55nm eFlash process will find that the post-silicon debug and analysis capabilities of Synopsys' Yield Accelerator and Silicon Browser will make designers' product characterisation and validation efforts even more efficient."

The STAR Memory System for Embedded Flash offers in-field diagnostic capabilities to identify issues during system operation. With these capabilities, memory issues can be diagnosed even after the devices have shipped to the end customer.

The STAR Memory System allows hierarchical generation and verification of the test and repair IP to be inserted into the SoC while maintaining the original design hierarchy. This can reduce integration effort and SoC development time by allowing reuse of existing design constraints and configuration files. Additionally, the post-silicon Yield Accelerator and Silicon Browser features can reduce the time required for silicon bring-up and defect analysis for yield optimisation, enabling the ramp to volume production to occur in weeks rather than months.

"Testing embedded flash memories has historically required expensive external test solutions," said John Koeter, vice president of marketing for IP and prototyping at Synopsys. "With STAR Memory System for Embedded Flash, designers can reduce their test cost and development schedules, getting their products to market faster."




Want to more of this to be delivered to you for FREE?

Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.

Got to make sure you're not a robot. Please enter the code displayed on the right.

Time to activate your subscription - it's easy!

We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.

We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.


Add New Comment
Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*Verify code:
Tech Impact

Regional Roundup
Control this smart glass with the blink of an eye
K-Glass 2 detects users' eye movements to point the cursor to recognise computer icons or objects in the Internet, and uses winks for commands. The researchers call this interface the "i-Mouse."

GlobalFoundries extends grants to Singapore students
ARM, Tencent Games team up to improve mobile gaming


News | Products | Design Features | Regional Roundup | Tech Impact