Path: EDN Asia >> Design Centre >> Power/Smart Energy >> Quick VRM design with perfectly flat output impedance
Power/Smart Energy Share print

Quick VRM design with perfectly flat output impedance

17 Aug 2015  | Steve Sandler

Share this page with your friends

This is one of those places where a measurement is beneficial, as these low value current sense resistors aren't always what they appear to be [1]. Using a 4-wire ohmmeter, the in-circuit resistance of R11 is measured to be approximately 12mΩ, resulting in a reduced power stage transconductance of 8.3. The actual transconductance is verified by measuring the error amplifier output voltage as a function of load current. The resulting measurements, the graph, and the extracted trendline are shown in figure 3. Note the current limit is a bit shy of 10A due to this increased resistance, but the resistor is retained for convenience as it's difficult to change.


Figure 3: Measure error amplifier output voltage vs output current as measured on the evaluation board. The curve fit trendline indicates a transconductance of 8.6, close to the value obtained using the 4-wire ohmmeter.


Error amplifier and compensation

With the power stage and overall transconductance values determined, the error amplifier gain is determined to be:



The error amplifier associated portion of the evaluation schematic is shown in figure 4. The complete evaluation design information can be found in [2].


Figure 4: A portion of the evaluation board schematic shows the voltage divider (R3 and R4) which must be adjusted to change the output voltage from 5V to 3.3V. Several other changes are also made.


Several component changes are required to obtain the flat impedance characteristic. Specifically, resistors R3 must be changed in order to adjust the 5V output to approximately 3.37V at 0A to result in 3.3V at the mean current of 5A. Capacitor C6 is shorted using a 0Ω resistor, since we do not want a low frequency recovery, but a flat impedance. C5 may also require modification to cancel the zero created by the output capacitor ESR.

First, R3 is changed from 3.74KΩ to 2.2kΩ resulting in the desired 3.37V output. The error amplifier gain is then set by the ratio of R10 and R3.



Since the installed value is very close at 18kΩ it is retained as is. C5 is selected in order to offset the zero from the output capacitor and ESR with a pole from R3 and C5.



Since the original 100pF capacitor had to be removed, I measured the blank pads where C5 mounts to be 20pF, requiring 236p. A 220pF capacitor is installed.


Output inductor
Though the output inductor is not a significant contributor to the output impedance, it is important to use an appropriate value. The relationship between the inductance the ripple current is:




 First Page Previous Page 1 • 2 • 3 • 4 • 5 Next Page Last Page


Want to more of this to be delivered to you for FREE?

Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.

Got to make sure you're not a robot. Please enter the code displayed on the right.

Time to activate your subscription - it's easy!

We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.

We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.


Add New Comment
Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*Verify code:
Tech Impact

Regional Roundup
Control this smart glass with the blink of an eye
K-Glass 2 detects users' eye movements to point the cursor to recognise computer icons or objects in the Internet, and uses winks for commands. The researchers call this interface the "i-Mouse."

GlobalFoundries extends grants to Singapore students
ARM, Tencent Games team up to improve mobile gaming


News | Products | Design Features | Regional Roundup | Tech Impact