Path: EDN Asia >> Design Ideas >> Power/Smart Energy >> Switcher incorporates programmable-PWM-duty-cycle clamp
Power/Smart Energy Share print

Switcher incorporates programmable-PWM-duty-cycle clamp

05 May 2016  | Michael O'Loughlin

Share this page with your friends

Power-supply applications call for the use of a duty-cycle clamp. Such applications include those using current-sense transformers and two-switch forward converters. If a duty-cycle clamp is not present, the transformers could saturate, causing a catastrophic failure in the system. However, to drive down the cost of the design, many power-supply designers use inexpensive, eight-pin PWM controllers that have no duty-cycle clamp. This Design Idea shows how to add an inexpensive duty-cycle clamp to these PWM controllers.


Figure 1: This simple circuit clamps the duty cycle of a switching regulator to 90%.


You can add the circuitry to most PWM controllers to provide a programmable duty-cycle clamp (figure 1). The circuitry comprises a few passive components, a hysteretic comparator, and a gate-driver IC. Resistor R1 and capacitor C1 program the duty-cycle clamp's dead time. Resistor R2 and diode D1 reset the timing circuitry when the output of the PWM controller goes low. Resistors R3, R4, and R5 set the comparator's trip point, VTRIP, at 5V. Resistor R5 adds –2.5V of hysteresis to the comparator to ensure circuit stability.


Figure 2: A SPICE simulation of the circuit in Figure 1 shows the clamping action cutting in at 90% duty cycle.


The following example shows how to set the circuitry in figure 1 for a maximum duty cycle, DMAX, of 0.9. The PWM controller operates at a switching frequency, fS, of 100kHz. Most PWM controllers cannot reach 100% duty cycle and have a specified dead time. For this example, the dead time is 300 nsec. To set the timing capacitor also requires knowing the maximum output of the PWM output voltage, VOUT. In this example, the maximum output voltage is 12V. The timing capacitor is roughly 130 pF. The design uses a standard, 120-pF capacitor. The following equations describe the calculations: t=(1–DMAX)(1/fS)–dead time=700 nsec, and



A SPICE simulation with the circuitry in figure 1 ran to ensure that the duty-cycle clamp works with the circuitry. Figure 2 shows the results of this simulation. VOUT is the output of the PWM controller, VT is the voltage at the inverting pin of the comparator, VTRIP is the voltage at the noninverting input of the comparator, and gate is the output of the gate-driver IC. From the waveforms in figure 2, you can see that the duty-cycle clamp appears to be working correctly, clamping the output of the gate driver to 90%.


About the author
Michael O'Loughlin contributed this article.


This article is a Design Idea selected for re-publication by the editors. It was first published on September 27, 2007 in EDN.com.




Want to more of this to be delivered to you for FREE?

Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.

Got to make sure you're not a robot. Please enter the code displayed on the right.

Time to activate your subscription - it's easy!

We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.

We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.


Add New Comment
Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*Verify code:
Tech Impact

Regional Roundup
Control this smart glass with the blink of an eye
K-Glass 2 detects users' eye movements to point the cursor to recognise computer icons or objects in the Internet, and uses winks for commands. The researchers call this interface the "i-Mouse."

GlobalFoundries extends grants to Singapore students
ARM, Tencent Games team up to improve mobile gaming


News | Products | Design Features | Regional Roundup | Tech Impact