Path: EDN Asia >> Product Centre >> IC/Board/Systems Design >> ADI debuts reference design with software and HDL code
IC/Board/Systems Design Share print

ADI debuts reference design with software and HDL code

18 Oct 2013  | Nick Flaherty

Share this page with your friends

An FPGA-based reference design with software and HDL code has been unveiled by Analog Devices. ADI's latest reference design reduces the design risk of high-speed data converter and software defined radio systems using JESD204B-compatible converters.

The JESD204B Xilinx Transceiver Debug Tool provides an on-chip, 2D statistical eyescan that helps designers of radar arrays, software-defined radio and other high-speed systems more quickly verify the signal integrity of JESD204B data converter-to-FPGA designs using gigabit transceivers. It supports the 312.5Mbit/s to 12.5Gbit/s JESD204B data converter-to-FPGA serial data interface and Xilinx 7 series FPGAs and Zynq-7000 All Programmable SoCs.

"The Analog Devices JESD204B Xilinx Transceiver Debug Tool provides on-chip eye scanning that augments the test and measurement process by statistically determining signal integrity inside the FPGA," said Xilinx's Revathi Narayanan. "Where other techniques probe the outside of the FPGA package and acquire the signal before it has been processed by Xilinx's automatic gain control and equaliser blocks, ADI's approach yields a more accurate result by utilising the Xilinx transceiver on-chip eyescan feature to allow developers to monitor the signal integrity and design margin on their JESD204B links inside the FPGA."

ADI's reference design gathers data directly from the on-chip Rx margin analysis feature in the 7 series IBERT core and manages the data locally inside the FPGA or one of the ARM dual-core Cortex-A9 MPCore processors, displaying the data on an HDMI monitor or over Ethernet to a remote monitoring station. Typically, other scanning tools measure signals off-chip and require costly test and measurement equipment or transfer the data back over JTAG to be viewed on a host/developmentt PC in the lab.

The JESD204 and the JESD204B revision data converter serial interface standard was created through the JEDEC committee to standardise and reduce the number of data inputs/outputs between high-speed data converters and other devices, such as FPGAs. Fewer interconnects simplifies layout and allows smaller form factor realisation without impacting overall system performance. These attributes are important to address the system size and cost constraints of a range of high speed ADC applications, including wireless infrastructure (GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA) transceiver architectures, software-defined radios, portable instrumentation, medical ultrasound equipment, and Mil/Aero applications such as radar and secure communications.

Alternative scanning tools typically measure high-speed data links by generating a pseudo-random bit stream (PRBS) that is checked for bit-level correctness in a closed development environment. This approach does not describe how well the design is performing or if it might be on the verge of failure. ADI's reference design measures link robustness using actual JESD204B serial data running to the FPGA. This use of "live" data enables signal fidelity to be monitored even after the design has been deployed in the field, which allows for real-time and predictive maintenance over the life of the product.

Download Analog Device's Linux JESD204B Eyescan software here.




Want to more of this to be delivered to you for FREE?

Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.

Got to make sure you're not a robot. Please enter the code displayed on the right.

Time to activate your subscription - it's easy!

We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.

We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.


Add New Comment
Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*Verify code:
Tech Impact

Regional Roundup
Control this smart glass with the blink of an eye
K-Glass 2 detects users' eye movements to point the cursor to recognise computer icons or objects in the Internet, and uses winks for commands. The researchers call this interface the "i-Mouse."

GlobalFoundries extends grants to Singapore students
ARM, Tencent Games team up to improve mobile gaming


News | Products | Design Features | Regional Roundup | Tech Impact