Path: EDN Asia >> Product Centre >> Test & Measurement >> SLC clock synthesiser boasts lowest jitter in a compact box
Test & Measurement Share print

SLC clock synthesiser boasts lowest jitter in a compact box

29 May 2014

Share this page with your friends

Noise eXtended Technologies (Noise XT) has unveiled the 2MHz to 7GHz SLC ultra-low jitter/dual clock synthesiser.

The SLC is an affordable single or dual clock USB synthesiser with outstanding jitter in a small package. With a noise floor of -170dBc/Hz at 10MHz, the SLC has the lowest phase noise of any synthesiser in a compact, low cost package. The SLC measures just 85mm x 110mm x 200mm.

"The SLC is designed to provide excellent clock or LO (local oscillator) substitution signals to semiconductors where jitter and noise really matter. Typically, the SLC will be used to drive data converters (ADC and DAC), direct digital synthesisers (DDS), or high-speed FPGAs and serial links to achieve the highest performance," said Guillaume de Giovanni, president, Noise XT.

Most of the clock sources on the market today are either noisy digital boards or traditional signal generators—losing quality at useful frequencies. To discern the quality of a clock source, a typical figure is the amount of jitter, which is related to phase noise.

The SLC offers two clean clocks in a single compact package to achieve low jitter measurements down to -170 dBc/Hz at 10MHz and 40fs RMS on a 155MHz clock for example.

The SLC serves R&D and production engineers working in the semiconductor industry where accurate timing matters. Wireless applications, particle colliders, digital semiconductor testing, and network time synchronisation are a few of the many applications. Products that will benefit most from using the SLC are digital transceivers used in Software Defined Radio (SDR) applications and high-speed semiconductor testers. The SLC is used as either a local oscillator or as a clock in single or dual configurations allowing smaller footprint per channel.

In jitter measurements, the lower the jitter, the more accurate the time will be, enabling more bandwidth, and better signal-to-noise (SNR) ratio. The result is fewer transmission errors and better detection of weak signals.

The SLC uses the latest component technology to maximise the cost/performance ratio on a 100mm x 160mm internal board. The unique combination of multi-DDS (Digital Direct Synthesis) with PLL (Phase-Locked Loop) is used to achieve the SLC's ultra-low jitter performance.

"To our knowledge, no one else offers the multi-DDS plus PLL combination to achieve this level of jitter performance at such a low cost," said Laurent Adrien, SLC lead designer.

Want to more of this to be delivered to you for FREE?

Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.

Got to make sure you're not a robot. Please enter the code displayed on the right.

Time to activate your subscription - it's easy!

We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.

We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.

Add New Comment
Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*Verify code:
Tech Impact

Regional Roundup
Control this smart glass with the blink of an eye
K-Glass 2 detects users' eye movements to point the cursor to recognise computer icons or objects in the Internet, and uses winks for commands. The researchers call this interface the "i-Mouse."

GlobalFoundries extends grants to Singapore students
ARM, Tencent Games team up to improve mobile gaming

News | Products | Design Features | Regional Roundup | Tech Impact