Path: EDN Asia >> Design Centre >> Test & Measurement >> Minimising FPGA debug time
Test & Measurement Share print

Minimising FPGA debug time

29 Apr 2016  | Joe Mallet

Share this page with your friends

FPGA device density is continuously increasing at approximately 2x per node, which is driving the ability for FPGAs to incorporate more of the system design into the devices. This means that companies designing new FPGA-based products continue to drive higher integration and, subsequently, more complexity into their system designs. This has led companies designing complex FPGAs to move increasingly towards licensing IP cores for the majority of the building blocks of their designs, as opposed to building their own in-house custom versions.

FPGA designers typically use IP from multiple sources ranging from internal to FPGA device vendors. In order to efficiently leverage IP from multiple sources, designers require synthesis and debug tools that support the portability of IP across technologies, along with the ability to properly handle the various forms of IP. The Synplify synthesis tools automate much of the handling of design IP by directly supporting vendor IP catalogs like Altera's Megawizards and Xilinx's IP catalogue.

Figure 1: Example IP flows for FPGA vendor tools (Source: Synopsys).

In addition to the automated and correct handling of IP, the debug of complex FPGA designs with multiple sources of IP is challenging to FPGA designers. When the design fails to operate as expected, the FPGA designer has to determine what is causing the issue, which is only made harder if the design is developed by multiple teams worldwide. Distributed FPGA design development is creating a need to isolate and fix errors quickly throughout the design cycle. While FPGA vendors provide on-chip logic debuggers, they have limited visibility and traceability back to the RTL design. In addition, each change in the watched nodes requires a new recompile causing more time delays.

Figure 2: Example real-time device values mapped back into the RTL for complete visibility into the design (Source: Synopsys).

1 • 2 Next Page Last Page

Want to more of this to be delivered to you for FREE?

Subscribe to EDN Asia alerts and receive the latest design ideas and product news in your inbox.

Got to make sure you're not a robot. Please enter the code displayed on the right.

Time to activate your subscription - it's easy!

We have sent an activate request to your registerd e-email. Simply click on the link to activate your subscription.

We're doing this to protect your privacy and ensure you successfully receive your e-mail alerts.

Add New Comment
Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*Verify code:
Tech Impact

Regional Roundup
Control this smart glass with the blink of an eye
K-Glass 2 detects users' eye movements to point the cursor to recognise computer icons or objects in the Internet, and uses winks for commands. The researchers call this interface the "i-Mouse."

GlobalFoundries extends grants to Singapore students
ARM, Tencent Games team up to improve mobile gaming

News | Products | Design Features | Regional Roundup | Tech Impact